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Unijunction Frequency Divider Is Free of Backward Loading 
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The problem: Present unijunction frequency di-
viders have a tendency toward loading in the back-
ward direction. This causes undesirable triggering of 
preceding stages. 
The solution: A simple frequency divider using 
unijunction transistors has few elements per stage and 
reduces backward loading to a minimum. 
How it's done: Each stage in the frequency divider 
is a relaxation oscillator. The capacitor C 1 quickly 
charges through R 2 and slowly discharges through 
R 1 and R 2. The charging current through R 2 lowers 
the voltage at point A and may cause the next stage to 
lire. However, the larger value of R 3 keeps the current 
through the base of Q 1 low so that the size of the
pulse generated in R 2 is kept so low that one stage will 
not trigger a preceding stage. Thus the circuit reduces 
loading of each stage by feeding each output into a 
low impedance loop. At the same time, backward 
loading is reduced since the synchronization signal of 
each stage is picked up by a high impedance loop in 
the following stage. This high impedance loop results 
in low currents which do not create appreciable sync 
voltages in the preceding stage. 
Notes: 
I. Circuits of this design should find application in 
timing devices and in sync generators for television 
systems.
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2. Inquiries concerning this innovation may be di- 	 Patent status: NASA encourages commercial use 
rected to:	 of this innovation. No patent action is contemplated.
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